

United States Patent and Trademark Office



UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/715,368	11/19/2003	David Walter Flynn	550-489	9185	
23117	7590 09/18/2006		EXAM	EXAMINER	
NIXON & VANDERHYE, PC 901 NORTH GLEBE ROAD, 11TH FLOOR			BROWN, M	BROWN, MICHAEL J	
ARLINGTON		JK	ART UNIT	PAPER NUMBER	
			2116		
		DATE MAILED: 09/18/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary		10/715,368	FLYNN, DAVID WALTER			
		Examiner	Art Unit			
		Michael J. Brown	2116			
	The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply					
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status		•				
 Responsive to communication(s) filed on <u>27 June 2006</u>. This action is FINAL. 2b) This action is non-final. Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i>, 1935 C.D. 11, 453 O.G. 213. 						
Dispositi	on of Claims					
5)	Claim(s) 1-10 is/are pending in the application. 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1-10 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/o on Papers The specification is objected to by the Examine The drawing(s) filed on 19 November 2003 is/a Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Examine Replacement draw	wn from consideration. r election requirement. r. re: a)⊠ accepted or b)□ object drawing(s) be held in abeyance. Section is required if the drawing(s) is object	e 37 CFR 1.85(a). jected to. See 37 CFR 1.121(d).			
Priority u	ınder 35 U.S.C. § 119		•			
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 						
2) Notice 3) Information	et(s) te of References Cited (PTO-892) te of Draftsperson's Patent Drawing Review (PTO-948) te of Disclosure Statement(s) (PTO/SB/08) tr No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate			

DETAILED ACTION

Claim Objections

1. Claim 6 is objected to because of the following informalities: Line 10 of amended claim 6 reads "said said operating step includes supporting" and should read "said operating step includes supporting". Appropriate correction is required.

Claim Rejections - 35 USC § 102

The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1-10 are rejected under 35 U.S.C. 102(b) as being anticipated by Cooper(US Patent 6,823,516).

As to claim 1, Cooper discloses an apparatus(system 10, see Fig. 1) for processing data, said apparatus comprising a processor(processor 12, see Fig 1) operable to perform data processing operations, said processor being operable to generate a performance control signal indicative of a desired data processing performance level of said processor(see column 3, lines 19-27), and at least one further circuit(performance control logic 16, see Fig. 1) responsive to said performance control signal to support said desired data processing performance level of said processor(see

Art Unit: 2116

column 5, lines 24-27). Cooper also discloses the apparatus wherein while responding to a change in performance control signal corresponding to a change from a first desired data processing performance level(low power state, see column 5, lines 35-36) to a second desired data processing performance level(high power state, see column 5, line 36), said at least one further circuit supports data processing at at least one intermediate data processing performance level and said processor temporarily operates at said at least one intermediate data processing performance level during said change(see column 5, lines 33-50).

As to claim 2, Cooper discloses the apparatus wherein said one or more further circuits include a voltage controller operable to generate a power signal for said processor at a plurality of different voltage levels (see column 4, lines 56-61).

As to claim 3, Cooper discloses the apparatus wherein said one or more further circuits include a clock generator operable to generate a clock signal with a selectable clock frequency(see column 3, lines 52-60).

As to claim 4, Cooper discloses the apparatus wherein, in response to an increase in desired data processing performance level, said clock generator increases clock signal frequency to an intermediate clock signal frequency when said voltage controller is generating a power signal with a voltage level sufficient to support said

Art Unit: 2116

intermediate clock signal frequency(see column 4, lines 15-34).

As to claim 5, Cooper discloses the apparatus wherein one or more priority signals(IGGNE#, A20M#, LINTO#, and LINT1#, see column 4, line 20) serve to trigger said further circuit change to support a predetermined data processing performance level independently of said performance control signal(see column 4, lines 17-21).

As to claim 6, Cooper discloses a method of processing data, said method comprising the steps of performing data processing operations with a processor (processor 12, see Fig 1), said processor being operable to generate a performance control signal indicative of a desired data processing performance level of said processor(see column 3, lines 19-27), and in response to said performance control signal, operating one or more further circuits(performance control logic 16, see Fig. 1) so as to support said desired data processing performance level of said processor(see column 5, lines 24-27). Cooper also discloses the method wherein while responding to a change in performance control signal corresponding to a change from a first desired data processing performance level(low power state, see column 5, lines 35-36) to a second desired data processing performance level(high power state, see column 5, line 36), said operating step includes supporting data processing at at least one intermediate data processing performance level and said processor temporarily operates at said at least one intermediate data processing performance level during

Art Unit: 2116

said change(see column 5, lines 33-50).

As to claim 7, Cooper discloses the method wherein said one or more further circuits include a voltage controller operable to generate a power signal for said processor at a plurality of different voltage levels (see column 4, lines 56-61).

As to claim 8, Cooper discloses the method wherein said one or more further circuits include a clock generator operable to generate a clock signal with a selectable clock frequency(see column 3, lines 52-60).

As to claim 9, Cooper discloses the method wherein, in response to an increase in desired data processing performance level, said clock generator increases clock signal frequency to an intermediate clock signal frequency when said voltage controller is generating a power signal with a voltage level sufficient to support said intermediate clock signal frequency(see column 4, lines 15-34).

As to claim 10, Cooper discloses the method wherein one or more priority signals(IGGNE#, A20M#, LINTO#, and LINT1#, see column 4, line 20) serve to trigger said further circuit change to support a predetermined data processing performance level independently of said performance control signal(see column 4, lines 17-21).

Application/Control Number: 10/715,368 Page 6

Art Unit: 2116

Response to Arguments

2. Applicant's arguments filed 6/27/2006 have been fully considered but they are not persuasive. Applicant argues that Cooper fails to disclose that "during" the transition, the device operates at an intermediate performance level during the transition. Examiner disagrees as Cooper teaches sending the processor into a "quiescent" state. Cooper further discloses that in one embodiment that during the performance level change the processor is in a relatively quiescent state by intercepting all interrupts (see column 5, lines 27-29) which satisfies the limitation of the processor temporarily operates in the intermediate data processing performance level during the change.

Conclusion

3. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Art Unit: 2116

Page 7

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Michael Brown whose telephone number is (571)272-5932. The examiner can normally be reached on Monday-Thursday from 7:00am to 5:30pm(EST).

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIRS) system. Status information for the published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications are available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 886-217-9197 (toll-free).

Michael J. Brown Art Unit 2116

HOUSE TRUILLO
PRIMARY FAMINER